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Abstract
Edge effects for square p+n pad diodes with guard rings, fabricated on high-ohmic silicon,
are investigated. Using capacitance-voltage measurements of two pad diodes with different areas,
the planar and the edge contributions to the diode capacitance are determined separately. It is
shown that the doping concentration derived from the capacitance-voltage measurements with and
without edge corrections differ significantly. After the edge correction, the bulk doping of the pad
diodes is found to be uniform within ±1.5%. The voltage dependence of the edge capacitance is
compared to the predictions of two simple models.
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1. Introduction
Capacitance-voltage (C–V )measurements of diodes are a standard method to determine doping
profiles. In pad diodes, fabricated on high-ohmic (& 1 kΩ cm) silicon and thicknesses of several
100µm, the guard rings and the lateral extension of the depletion zone significantly contribute
to the capacitance. In Ref. [1] the influence of edge effects on doping-profile determinations is
presented, and a parametrization for the corresponding capacitance derived. However, this formula
does not apply to diodes with guard rings. Using two p+n pad diodes from the same wafer with
similar guard rings but different areas, the planar capacitance per unit area, Cplanar, and the
edge capacitance per unit length, Cedge, have been determined and their impact on different
determinations of the doping density investigated. C–V measurements were made with the guard
ring (GR) floating and with the GR at the same potential as the p+ implant. Significant differences
are found. It is concluded that, for a precise determination of the doping from C–V measurements,
edge effects have to be taken into account, even if both diode and GR are at the same potential.
It is also recommended that pad diodes with different areas are implemented as standard test
structures when sensors are fabricated on high-ohmic silicon.
2. Pad diodes investigated and measurement setup
Two square pad diodes, fabricated by Hamamatsu [2] on phosphorous-doped float-zone silicon,
were used for the studies. Fig. 1 a shows a schematic cross section. The openings of the implanta-
tion windows for the pad diodes are 2000µm and 4893µm for the small and for the large diode,
respectively; the corresponding numbers for the guard-ring implants are 28µm and 90µm. Guard-
ring and pad-diode implants are separated by 52µm of SiO2. These dimensions have been obtained
from the GDS files. Assuming an implantation depth of dj = 2µm and a sideways extension of
the doping below the SiO2 of 0.8 dj [3] results in effective implantation widths of aS = 2003±1µm
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and aL = 4896± 1µm for the small and the large diode, respectively. For the overall thickness of
the diodes 204± 3µm has been measured using a micrometer gauge. Subtracting 4µm for the n+
and p+ implantations, 3.5µm for the 2 aluminum layers, and 0.5µm for the passivation, results
in an estimated active thickness of dact = 196± 5µm.
(a)
(b)
Figure 1: (a) Schematic cross section of the pad diodes, and (b) measurement setup.
Fig. 1 b shows the measurement setup. The measurements were performed at 20 ◦C on a
temperature-controlled probe station. First, the current-voltage characteristics for forward and
reverse bias was measured in order to check the quality of the diodes and the contacts by the probe
needles. Then, using an Agilent LCRmeter [4], the C–V characteristics of the two pad diodes were
measured for "GR grounded", and for "GR floating". The reverse voltage was varied between 0
and 160V in 0.5V steps, and 17 AC frequencies between 100Hz and 2MHz were selected. For
frequencies between 200Hz and 200 kHz the C values agreed within ±1 % [5], and only the results
of the 10 kHz measurements will be shown. The AC voltage was varied between 50 and 500mV.
For voltages above 4V the C values agreed within ±1 % [5], and only the results for 500mV will
be shown.
3. Data analysis and results
3.1. Planar and edge capacitances
To separate the edge and the planar contribution to the total capacitance of a square diode of
edge length a, we assume
Ca = a
2 Cplanar + 4 aCedge, (1)
and obtain from the capacitances of two square diodes with edge lengths aS and aL
Cplanar =
CaS
aS
− CaLaL
aS − aL and Cedge =
aL
aS
CaS − aSaLCaL
4 (aL − aS) . (2)
It has been verified that the results change by less than 0.1%, if the changes in perimeter and
area due to the rounding at the 4 corners (radius of 79µm) are taken into account in the analysis.
Note that Cplanar refers to the capacitance per unit area, and Cedge to the capacitance per unit
length.
Fig. 2 shows the measured total capacitance and the separate contributions of planar and
edge capacitances for the small and the large diodes, derived from the measurements with the
GR grounded and the GR floating. Whereas, as expected, the total capacitance is larger for
"GR floating" than for "GR grounded", the planar capacitances determined are the same. This
demonstrates that the separation of the planar and edge contributions is successful. As the ratio of
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Figure 2: Separation of the measured total capacitance into the planar and edge contributions
using Eq. 2 for (a) the small diode, and (b) the large diode, with the GR grounded and the GR
floating.
the perimeter to the area of a square diode is proportional to 1/a , the relative contribution of the
edge capacitance is expected to decrease with diode side length. This is actually observed: The
numbers for GRfloating/GRgrounded are ≈ 37/13% for the small, and ≈ 10/4% for the large
diode. The grounding of the GRs reduces the edge contribution by a factor of about 3, but does
not eliminate it. It can be noticed that the planar capacitance saturates at the depletion voltage
of ≈ 90V, which is not the case for the edge capacitance with GR floating. In the latter case,
the depletion region increases sideways with increasing voltage, and causes a further decrease of
the capacitance. It is also observed that at lower voltages the voltage dependence of the edge and
of the planar capacitances are quite different. Therefore, the doping profiles extracted with and
without a correction of edge effects will be different, as will be discussed in the next section.
3.2. Doping density determinations
Fig. 3 a shows the dependence of the inverse square of the measured capacitance per unit area
as a function of the reverse voltage for Cplanar, CaL/a2L and CaS/a
2
S for the measurements with
GR grounded. We show 1/C(V )2, as in the approximation of an abrupt junction and uniform
doping, a straight line with the slope 2/(q0 ε0 εSiND) is expected up to the depletion voltage
Vd [6]. The doping density of the n-type Si of the p+n diode is denoted ND, q0 the elementary
charge, and ε0 εSi the dielectric constant of Si. Table 1 presents parameters extracted from the
C–V measurements.
a C(120V) d Vd NVdD N
1/C2
D V0 χ
2/
[µm] [pF/cm2] [µm] [V] [1012/cm3] [1012/cm3] [mV] NDF
Planar 10 000 51.99 203 89.1 2.93 2.86 236 249/139
Large diode 4 896 54.54 193 87.6 2.88 3.12 516 1300/139
Small diode 2 003 58.21 181 85.7 2.82 3.50 913 9600/139
Table 1: Parameters extracted from the C–V data with the GR grounded. For explanations see
text.
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Figure 3: (a) Values of 1/C2 normalized to 1 cm2, for Cplanar, CaL and CaS for the capacitance
measurements with the GR grounded and floating, as a function of the reverse voltage. The curves
are the straight-line fits below and above the full-depletion voltage described in the text. (b) Ratio
of the measured to the fitted capacitance value for Cplanar, CaL and CaS , with the GR grounded.
A linear function was fitted to 1/C(V )2 for the reverse voltage between 5 and 75V.
The third column of Table 1 shows C(120V), the normalized capacitances for "GR grounded",
from which we derive the effective active diode thicknesses, d. As expected from edge effects, the
value obtained for d is smaller if the edge correction is not applied. The values for "planar" and
the large diode, which have an estimated uncertainty of ±2µm, are compatible with the estimated
active thickness of 196± 5µm, whereas it is significantly smaller for the small diode. We conclude
that at least for smaller pad diodes a correction for the edge capacitance is required for a precise
determination of the active diode thickness from the capacitance measured above the depletion
voltage.
For the quantitative analysis, the 1/C(V )2 data are fitted by linear functions b (V −V0) below (5
– 75V) and above (110 – 160V) the full depletion voltage, Vd, as shown in Fig. 3 a. A measurement
error of 0.1 %C is assumed for the fit. Fig. 3 b shows for the fit below Vd, the ratio of measured
to fitted C value as a function of the reverse voltage, and Table 1 gives the results. "Planar"
denotes the results for Cplanar, according to Eq. 1. Whereas the maximum difference between
fit and data below Vd is 0.3 % for "planar", it increases to 0.7% and 1.5% for "GR grounded"
for the large and small diode, respectively. From Fig. 3 b it is obvious that the point-to-point
measurement uncertainties are well below 0.1%. Nevertheless, the agreement at the permille
level after correcting for edge effects, is quite satisfactory. We conclude that for the pad diodes
investigated, only after correcting for the edge capacitance, 1/C2 is to a good approximation a
linear function of the reverse voltage.
From the slope b from the fits for V < Vd, the n-doping density N
1/C2
D = 2/(q0 ε0 εSi b) is
obtained. The results for "GR grounded" are shown in Table 1. The values for "planar" and for
the large and small diodes are quite different, showing the impact of the edge effects.
From the intercept V0 from the fits for V < Vd, information on the built-in voltage, Vbi,
is obtained. Frequently Vbi = |V0| + 2 kBT/q0 is assumed [6]. However, in Ref. [7] it is con-
cluded: The barrier height cannot be determined accurately by capacitance measurements. The
true 1/C2 intercept is less than the barrier voltage. The typical corrections given in [7] are be-
tween 0.1 and 0.4V. We conclude that the value found for V0 agrees with expectations, however
it does not allow to precisely determine the built-in voltage.
From the voltage at which the straight lines of the fits above and below depletion cross (see
Fig.3 a), the full-depletion voltage, Vd, is obtained. The corresponding value for the doping density
NVdD ≈ [(2 ε0 εSi)/(q0 d2)]Vd, where d = 200µm is used for the diode thickness. The results are
shown in Table 1. The values for ND agree within ≈ ±2%. However, below Vd only the fit for
planar is acceptable, as can be seen from the increase in χ2 shown in Table. 1. For "planar" the
values of NVdD and of N
1/C2
D agree within the estimated uncertainties. This however, is not the
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case for the large and small diodes. We conclude that only if the correction for edge effects is
applied, the effective doping densities obtained from the measurement of the 1/C2 slope and of
Vd are consistent. Without correction, the determination of the doping from Vd has a smaller
uncertainty than the one from the 1/C2method.
The doping density ND(x) of the n region as a function of x, the distance from the p+n junction
can be determined using [6]
x(V ) =
ε0 εSi
C(V )
and ND(x(V )) =
2
q0 ε0 εSi
1
d(1/C2)
dV
. (3)
The results for "planar", "GR grounded" and "GR floating" are shown in Fig. 4.
Figure 4: Doping-density profiles determined from the capacitance measurements of "planar", the
large and the small diode, for the conditions "GR grounded" and "GR floating" using Eq. 3.
An approximately constant ND(x) is expected up to the x value at which the effect of the
backside n+ implant becomes relevant. This is actually observed for "planar", where ND(x) is
constant within < ±1.5%. A linear increase with x by about 10% is found for the large diode
with the GR grounded, and significantly larger changes for the other measurements. We conclude
that for a precise determination of the doping profile, in particular for small diodes, the edge
correction has to be applied.
In order to quantify the influence of the edge correction on the determination of the doping pro-
file, ND(x), the measured C(V ) dependence is fit to the predictions for an assumed parametrization
of ND(x). The advantage of this approach is that the derivative dC/dV , which usually requires
smoothing and makes the proper treatment of the measurement errors difficult, is not required.
A similar approach is discussed in Ref. [8]. From the one-dimensional Poisson equation
ND(x) = −ε0 εSi
q0
d2V (x)
dx2
follows V (w) =
q0
ε0 εSi
ˆ w
0
(ˆ w
ξ
ND(ξ
′) dξ′
)
d ξ, (4)
where V (w) is the voltage drop over the depletion region of width w. Assuming a linear dependence
of the doping density on the distance x from the junction,
ND(x) = N0 + αx, (5)
and the voltage V0, which is related to the built-in voltage,
V (w) =
q0
ε0 εSi
w2
(N0
2
+
αw
3
)
− V0 and V (C) = q0 ε0 εSi
C2
(N0
2
+
α ε0 εSi
3C
)
− V0 (6)
is derived. Here the relation w(C) = ε0 εSi/C is used. For the fit, C(V ) is calculated using a linear
interpolation on an 1µm grid of ln[V (w)] and ln[C(w)]. We note that for α = 0 Eq. 6 gives the
well known relation for the abrupt single-sided junction C(V ) ∝ (V +V0)−1/2, and for N0 = 0, the
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Figure 5: Ratio of the measured to the fitted capacitance value for Cplanar, CaL and CaS , with
the GR grounded, using the doping-profile parametrisation given in Eq. 5.
N0 α V0 < ND > ∆ND χ
2/
[1012/cm3] [1012/cm4] [mV] [1012/cm3] [1011/cm3] NDF
Planar 2.92 −4.8 342 2.87 −0.48 94/138
Large diode 2.95 15.9 197 3.10 1.59 45/138
Small diode 2.95 53.6 −29 3.49 5.36 51/138
Table 2: Parameters extracted from the C–V data with the GR grounded for the fit using Eq. 6.
linearly-graded junction, C(V ) ∝ (V + V0)−1/3. These are special cases for the more general case:
For ND(x) ∝ xn Eq. 4 gives C(V ) ∝ (V +V0)−1/(n+2). An equivalent relation has been derived in
Ref. [9].
Fig. 5 and Table 2 show the results of the fit for the voltage range 5 − 75V. The quality of
the fits are significantly improved compared to the linear 1/C2 fits, and the deviations of data
minus fit are below 0.1%. The values for the average doping densities, <ND>, agree with the
values from the 1/C2 fits, shown in Table 1. ∆ND gives the deviation of the doping density at the
diode surfaces and the average doping density. The values found are 1.7%, 5.1%, and 15% for
"planar", the small and the large diode, respectively. Again, the values agree with the values from
the 1/C2 fits, shown in Fig. 4. However, the values found for V0 are quite different, in particular
for the small and large diodes without the edge correction. Thus we reach the same conclusions
as for the 1/C2 fits: Edge effects have to be taken into account for a precise determination of the
doping profiles of diodes built on high-ohmic silicon.
Using a method similar to Ref. [10], we have verified that the correction due to the voltage-
dependent extension of the depletion zone into the p+ region, which is less than 0.2µm, is small and
can be neglected. We have also checked that the fact that C–V measurements actually determine
the density of majority carriers and not the doping density as discussed in Ref.[11], has a negligible
effect on the results.
3.3. Edge capacitance
The values of the edge capacitance per unit length, Cedge, determined using Eq. 2, is shown in
Fig. 6 as a function of the reverse voltage and as a function of the depletion depth of the planar
part of the pad diode. As expected, Cedge is significantly smaller for "GR grounded" than for
"GR floating", demonstrating the partial shielding of the edge capacitance by the grounded GR.
From the formulae given in Ref. [1] Ccircularedge = (2pi ε0 εSi b) · (Area/Circ) can be obtained for
the edge capacitance of a circular diode with the area Area = r2 pi and the circumference Circ =
2 r pi. For silicon b ≈ 1.5 for a metal Schottky diode and ≈ 0.46 for a cylinder geometry, which
approximates a mesa-type diode. The Schottky diode can be considered a first approximation for
the situation "GR floating", and the mesa-type diode for "GR grounded". Assuming that the edge
capacitance of a square and a circular capacitance with the same Area/Circ ratio is the same, the
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(a) (b)
Figure 6: Edge capacitance per unit length, Cedge, for "GR grounded" and "GR floating", (a) as
a function of the reverse voltage, and (b) as a function of the depletion depth of the planar part
of the pad diode.
edge capacitance per unit length of a square is Cedge = pi ε0 εSi b/2, and thus independent of voltage
and diode dimensions. The b ratio of mesa-type and Schottky-type diodes of 0.3 approximately
agrees with the Cedge ratio for "GR grounded" to "GR floating". The predicted values of Cedge
are 2.5 and 0.75 pF/cm for b = 1.5 and 0.46, respectively, are of the observed order of magnitude.
However, the data show a voltage dependence, which is not predicted by the calculations of Ref. [1].
(a) (b)
Figure 7: (a) Geometrical parameters used for the model calculation of Cedge, the edge capacitance
per unit length. (b) Measured value of (pi ε0 εSi)/(2Cedge) as a function of ln(w), with w, the
depletion depth of the planar capacitance of the pad diodes. The parameters of the straight line
shown are discussed in the text.
Another way to model the edge capacitance is illustrated in Fig. 7 a. The capacitance of a
quarter cylinder capacitor with inner radius ri = dj − dp and outer radius ro = dj + dn is:
Cedge =
2pi ε0 εSi
ln(ro/ri)
· 1
4
≈ pi ε0 εSi
2
· 1
ln(w/dj)
. (7)
The p+ junction depth is denoted dj , the depletion depths in the p+ and n regions dp and
dn, respectively, and the total depletion depth w = dp + dn. The approximation assumes
w  dj  dp, which is well satisfied for reverse voltages above a few volts. From Eq. 7 fol-
lows (pi ε0 εSi)/(2Cedge) = lnw− ln dj : A straight line as function of lnw with the slope 1 and the
intercept ln dj . Fig. 7 b shows that this relation approximately describes the "GR floating" data.
The straight line shown has the slope 1 and the intercept −6.1, corresponding to dj = 22µm.
However, the value expected from the technology is about 2µm. Nevertheless, given the crudeness
of the model, the description of the data can be considered satisfactory.
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4. Summary and conclusions
In this paper, the edge effects for square p+n pad sensors with guard rings (GR) fabricated on
high-ohmic silicon, are investigated. From the capacitance-voltage (C–V ) measurements of two
diodes with different areas, the planar and the edge contributions to the total diode capacitance for
the conditions "GR floating" and "GR at the p+ potential" are derived. Different methods are used
to determine the doping density of the n-type region from the C–V data and to study the effects
of the edge corrections. It is found that, even for the situation with the GR at the p+ potential,
the influence of edge effects is significant and has to be corrected for a precise determination of
doping densities. Ignoring the edge corrections causes significant changes of the values and of the
position dependence of the doping profiles determined. This is in particular true for small-area
pad diodes. Therefore, it is recommended that pad diodes with different areas and identical GR
layouts, are implemented as test structures, when sensors on high-ohmic silicon are fabricated and
the bulk doping has to be known precisely.
It is found that the ratio of the edge capacitances for "GR floating" to "GR at the p+ potential"
is about 3, which shows that, even for the latter case, the GR contribution to the measured
capacitance is only partially shielded. The dependence of the edge capacitances as a function of
voltage is compared to two models. A qualitative agreement is found with a model, which assumes
the field of a cylinder capacitor at the diode edges.
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